

**AMENDMENTS TO THE SPECIFICATION:**

Please replace the original Specification with the enclosed Replacement Specification. A marked copy of the Replacement Specification also is enclosed.

HAYES SOLOWAY P.C.  
130 W. CUSHING STREET  
TUCSON, AZ 85701  
TEL. 520.882.7623  
FAX. 520.882.7643

175 CANAL STREET  
MANCHESTER, NH 03101  
TEL. 603.668.1400  
FAX. 603.668.8567



Serial No. 10/730,852  
Docket No. ELPIDA 03USFP943  
Amendment B - Replacement Specification

**SEMICONDUCTOR MEMORY DEVICE  
WITH LESS THRESHOLD VARIATION**

**Background of the Invention**

5 1. Field of the Invention

The present invention relates to a semiconductor memory device, and more particularly relates to DRAM (Dynamic Random Access Memory).

2. Description of the Related Art

10 A DRAM, a kind of a semiconductor memory device, is used as a main memory device for an apparatus such as a computer. In recent years, in semiconductor memory devices, a refreshing performance improvement has been achieved, as disclosed in Japanese Laid Open Patent  
15 Applications (JP-P2000-236074A; a first conventional example, and JP-P2000-174225A; a second conventional example). An improved fine structure of a semiconductor memory device is achieved and disclosed in Japanese Laid Open Patent Applications (JP-A-Heisei 10-189899; a third  
20 conventional example, and JP-A-Heisei 4-112569; a fourth conventional example).

Fig. 1 is a plan view showing memory cell transistors of a conventional semiconductor memory

device. Referring to Fig. 1, a capacitive contact section 104 and a capacitive contact section 104' are connected by transistor regions 102 respectively. A cell capacitive section 106 is formed on the capacitive contact section 104, and a cell capacitive section 106' is formed on the capacitive contact section 104'.

A bit line contact section 105, connected to a bit line, is connected to the transistor region 102. A word line 101 and a word line 101', both acting as gate electrodes, are separately laid on the transistor region 102. The word line 101 and the word line 101' are extended vertically to the transistor region 102. The word line 101 is laid between the capacitive contact section 104 and the bit line contact section 105, and the word line 101' is laid between the capacitive contact section 104' and the bit line contact section 105. Hereafter, the word line 101 is also referred to as a gate electrode 101, and the word line 101' is also referred to as a gate electrode 101'.

In the layout of the conventional memory cell transistor, a minimum processing dimension (half pitch) is represented by F. As shown in Fig. 1, the half pitch F is the shortest distance between the capacitive contact

section 104' connected to one transistor region 102 and the capacitive contact sections 104 connected to another transistor region 102.

A gate interval indicative of an interval between  
5 the gate electrode 101 and the gate electrode 101' is F. The capacitive contact sections 104 and 104' for connecting the capacitive contact sections 104 and 104' and the cell capacitive sections 106 and 106' (contact sections 119 and 119' connected to the cell capacitive  
10 sections 106 and 106') are either rectangular or circular (not shown) in shape. The side of the rectangular contact or the diameter of a circular contact (not shown) is F. The bit line contact section 105 for connecting the bit line contact section 105 and a bit line (a bit line 120  
15 as described later) is either square or circular (not shown) in shape. The side of the rectangular contact or the diameter of the circular contact is F.

The widths of the word lines 101 and 101' or gate lengths are equal to or less than F.

20 Fig. 2 is a cross sectional view of the semiconductor memory device along the line B-B' shown in Fig. 1.

Diffusion layers 111, 111' and 112 are separately

formed in the surface of a semiconductor substrate 110. The semiconductor substrate 110 is of a p-type, and the diffusion layers 111, 111' and 112 are of an n-type. A shallow trench insulation film 113' for device separation  
5 is formed in the surface of the semiconductor substrate 110. A shallow trench insulation film 113 for device separation is formed in the surface of the semiconductor substrate 110. The shallow trench insulation films 113 and 113' for device separation are provided to  
10 electrically insulate the transistor regions 102 from each other. A gate oxide film 114 extends on the diffusion layer 111 and the diffusion layer 112 and a gate oxide film 114' extends on the diffusion layer 111' and the diffusion layer 112.

15                      The gate electrode 101 is formed on the surface of the gate oxide film 114, and the gate electrode 101' is formed on the surface of the gate oxide film 114'. The gate electrode 101 is formed on the surface of the shallow trench insulation film 113, and the gate  
20 electrode 101' is formed on the surface of the shallow trench insulation film 113'.

Nitride films 115 are formed on the surfaces of the gate electrodes 101 and 101'. An interlayer

insulating film 116 for covering the shallow groove  
element separating insulation films 113 and 113' and the  
nitride films 115 is formed on the shallow groove element  
separating insulation films 113 and 113' and the nitride  
5 films 115. The capacitive contact section 104 is formed  
to extend from the surface of the interlayer insulating  
film 116 to the diffusion layer 111. The capacitive  
contact section 104' is formed extended from the surface  
of the interlayer insulating film 116 to the diffusion  
10 layer 111'. The bit line contact section 105 is formed to  
pass through the interlayer insulating film 116 to the  
diffusion layer 112.

Consequently, in the conventional memory cell  
transistor, a first MOS (Metal Oxide Semiconductor)  
15 transistor is formed on a first surface of the  
semiconductor substrate 110, and a second MOS transistor  
is formed on a second surface of the semiconductor  
substrate 110. That is, the first MOS transistor  
consists of the diffusion layer 111, the diffusion layer  
20 112, the capacitive contact section 104, the bit line  
contact section 105, the gate insulating film 114 and the  
gate electrode 101. The second MOS transistor consists  
of the diffusion layer 111', the capacitive contact

section 104', the diffusion layer 112, the bit line  
contact section 105, the gate insulating film 114 and the  
gate electrode 101'. The diffusion layer 112 and the bit  
line contact section 105 are used in common to the first  
5 and second MOS transistors in the conventional memory  
cell transistor.

The diffusion layer 111 of the first MOS  
transistor functions as both a source and a drain, and  
the capacitive contact section 104 thereof functions as  
10 both a source electrode and a drain electrode. The  
diffusion layer 112 of the first MOS transistor functions  
as the other one of the source and the drain pair, and  
the bit line contact section 105 thereof functions as the  
other one of the source electrode and the drain electrode  
15 pair. The diffusion layer 111' of the second MOS  
transistor functions as both a source and a drain, and  
the capacitive contact section 104' thereof functions as  
both a source electrode and a drain electrode. The  
diffusion layer 112 of the second MOS transistor  
20 functions as the other one of the source and the drain  
pair, and the bit line contact section 105 thereof  
functions as the other one of the source electrode and  
the drain electrode pair.

An interlayer insulating film 117 is formed on the surface of the interlayer insulating film 116. The bit line 120 is formed on the surface of the bit line contact section 105 and extends on the surface of the interlayer insulating film 117.

An interlayer insulating film 118 is formed on the interlayer insulating film 117 and the bit line 120. A contact section 119 is formed to extend from the surface of the interlayer insulating film 118 to the capacitive contact section 104 and a contact section 119' is formed to extend from the surface of the interlayer insulating film 118 to the capacitive contact section 104'. A cell capacitance lower electrode 121 is formed on the contact section 119 and the interlayer insulating film 118. The cell capacitance lower electrode 121 has a bottom surface 121-1 connected to the contact section 119 and the interlayer insulating film 118, and side walls 121-2 uprightly extending from the ends of the bottom surface 121-1. A cell capacitance lower electrode 121' is formed on the contact section 119' and the interlayer insulating film 118. The cell capacitance lower electrode 121' has a bottom surface 121'-1 connected to the contact section 119' and the interlayer insulating film 118 and



side walls 121'-2 uprightly extend from the ends of the bottom surface 121'-1.

A capacitive insulating film 122 is formed to cover the surfaces of the cell capacitance lower electrodes 121 and 121' and a part of the interlayer insulating film 118. A cell capacitance upper electrode 123 is formed to cover the capacitive insulating film 122. Consequently, a cell capacitive section 106 composed of the cell capacitance lower electrode 121, the capacitive insulating film 122 and the cell capacitance upper electrode 123 is formed on the capacitive contact section 104 through the contact section 119, and the cell capacitive section 106' composed of the cell capacitance lower electrode 121', the capacitive insulating film 122 and the cell capacitance upper electrode 123 is formed on the capacitive contact section 104' through the contact section 119'.

The word line 101 is connected to a first word line terminal among a plurality of terminals. The word line 101' is connected to a second word line terminal among the plurality of terminals. The bit line 120 is connected to a bit line terminal among the plurality of terminals. A reference terminal among the plurality of

terminals is connected to the cell capacitance upper electrode 123.

A potential difference between the first word line terminal and the reference terminal is supplied to the word line 101. A potential difference between the  
5 second word line terminal and the reference terminal is supplied to the word line 101'. A potential difference between the bit line terminal and the reference terminal is supplied to the bit line 120.

10 As the operation of the conventional memory cell transistor, the case where data of "1" is written into a cell capacitance section will be described below. As the cell capacitance section, the cell capacitive section 106 is exemplified which is connected through the contact  
15 section 119 to the first MOS transistor.

The potential of the data "1" is supplied to the bit line 120. At this time, the potential of the diffusion layer 112 connected to the bit line contact section 105 becomes the data "1". The potential of the  
20 data "1" is assumed to be a positive potential VDL. The potential of the diffusion layer 111 connected to the capacitive contact section 104 is set to  $VDL/2$  immediately before the writing. At this time, if the

potential is supplied to the gate electrode 101 to turn  
ON the first MOS transistor, the diffusion layer 112  
connected to the bit line contact section 105 functions  
as the drain, and the diffusion layer 111 connected to  
5 the capacitive contact section 104 functions as the  
source. As a result, the data "1" is written to the cell  
capacitive section 106. That is, although the potential  
of the cell capacitance upper electrode 123 of the cell  
capacitive section 106 is  $V_{DL}/2$ , the potential of the  
10 cell capacitance lower electrode 121 of the cell  
capacitive section 106 is  $V_{DL}$ .

On the other hand, when the data "1" is read out  
from the cell capacitive section 106, the potential of  
the diffusion layer 112 connected to the bit line contact  
15 section 105 is set to  $V_{DL}/2$ , and the potential of the  
diffusion layer 111 connected to the capacitive contact  
section 104 is set to  $V_{DL}$ . For this reason, if the  
potential is supplied to the gate electrode 101 to turn  
ON the first MOS transistor, the diffusion layer 112  
20 connected to the bit line contact section 105 functions  
as the source, and the diffusion layer 111 connected to  
the capacitive contact section 104 functions as the  
drain. As a result, the potential of the bit line 120 is

varied, and the data "1" is read out by a sense amplifier (not shown) connected to the bit line 120.

After the data "1" is written to the cell capacitive section 106 (the cell capacitive section 106') as mentioned above, the potential is supplied to the gate electrode 101 (the gate electrode 101') to turn OFF the first MOS transistor (the second MOS transistor). The state in which the cell capacitive section 106 (the cell capacitive section 106') holds the data "1" is referred to as a data holding state. Also, the time until the data "1" is broken after the data "1" is written to the cell capacitive section 106 (the cell capacitive section 106'), namely, the time while the cell capacitive section 106 (the cell capacitive section 106') can hold the data "1" is referred to as an data holding time.

PN junctions are formed between the n-type diffusion layers 111, 111' and 112 and the p-type semiconductor substrate 110. After the data "1" is written to the cell capacitive sections 106 and 106', the potentials of the n-type diffusion layers 111, 111' and 112 with respect to the p-type semiconductor substrate 110 are VDL, and a reverse voltage is applied to the PN junction. In the ideal case that leak current (junction

leak current) does not flow through the junctions between the diffusion layers 111, 111' and 112 and the semiconductor substrate 110, the data "1" accumulated in the cell capacitive sections 106 and 106' are not broken.

5                      However, the junction leak current usually flow through the junctions between the semiconductor substrate 110 and the diffusion layers 111, 111' and 112. Thus, the potentials in the cell capacitance lower electrodes 121 and 121' of the cell capacitive sections 106 and 106' are  
10 gradually reduced from VDL. If the potential is reduced to  $VDL/2$ , the data "1" is perfectly broken. The changes in the potentials of those cell capacitance lower electrodes 121 and 121' are determined based on the junction leak current. When the junction leak current is  
15 large, the potentials of the cell capacitance lower electrodes 121 and 121' are reduced faster. In this way, the data holding time depends on this junction leak current. Therefore, as the junction leak current becomes greater, the data holding time is shortened. In such a  
20 case, the data holding performance is unsatisfactory.

On the other hand, as this junction leak current is decreased, the data holding time can be increased, thereby improving the data holding performance. In order

to reduce this junction leak current, it is required to reduce the electric field (the electric field of the junction) in the junctions between the diffusion layers 111, 111' and 112 and the semiconductor substrate 110.

5                      In recent years, DRAM (Dynamic Random Access Memory) as a kind of the semiconductor memory device is used in a portable apparatus including a portable telephone and is requested to reduce power consumption. The power consumption is determined based on a refresh  
10 operation. That is, the power consumption is determined based on the powers used in charging and discharging operations when the data is written into the DRAM and when the data is read out from the DRAM. If the data holding time can be made longer, it is possible to reduce  
15 the power used in the charging and discharging operations.

                    However, the gate lengths of the gate electrodes 101 and 101' are equal to or less than F. If the miniaturization is advanced under the structure shown in  
20 Fig. 1, the following problems would be caused.

                    At first, if the miniaturization is advanced under the assumption that the gate length of the memory cell transistor is F, a concentration of impurities in

the semiconductor substrate 110 needs to be higher than the conventional memory cell transistor, in order to protect the decrease in a threshold voltage  $V_{th}$  of the memory cell transistor. In this case, the electric fields  
5 on the interfaces between the diffusion layers 111, 111' and 112 and the semiconductor substrate 110 become greater than the conventional memory cell transistor. Consequently, the data holding time becomes shorter than the conventional memory cell transistor.

10                      Secondly, the dimensional variation that results when the gate electrodes 101 and 101' are processed are a main factor of the variation in the threshold voltage  $V_{th}$ , which brings about a disturb defect. In order to avoid this defect, the concentration of the semiconductor  
15 substrate 110 needs to be higher than the conventional memory cell transistor. However, if the concentration of the semiconductor substrate 110 is made higher than the conventional memory cell transistor, the variation in the threshold voltage  $V_{th}$  is further increased. Also, if the  
20 concentration of the semiconductor substrate 110 is made higher, the variation in the threshold voltage  $V_{th}$  is made larger. As a result, the number of bits that are not written sufficiently increases and causes the write

defect. It is difficult to solve the disturb defect and the write defect at the same time, which consequently interferes with the device operation.

Such reason will be described below.

5                      In a case of 256-Mbit DRAM, the threshold voltage  $V_{th}$  and its variation shown in Fig. 3 are required for the memory cell transistor. A horizontal axis X in Fig. 3 indicates an average of the threshold voltages  $V_{th}$  in the memory cell transistor and a vertical axis in Fig. 3  
10 indicates a variation  $\sigma$  in the threshold voltage  $V_{th}$  of the memory cell transistor. The variation  $\sigma$  is caused by the processing variations in the gate electrodes 101 and 101', a dopant impurity concentration distribution and a gate oxide film thickness. Fig. 3 shows threshold lines  
15 S1 and S2 that the data destruction is induced through channel leak at a high temperature (about 85 °C), in the transistor of the minimum threshold voltage  $V_{th}$  in the 256 M bits, when a sub threshold coefficient S is given.

                    The threshold line S1 is the threshold line when  
20 the sub threshold coefficient S is 80 mV/dec, and is represented by a function  $Y1=a*X+b1$  (a and b1 are constants). The plane coordinate indicated by the horizontal axis X and the vertical axis Y is partitioned



off into a first region equal to or greater than the  
function value  $Y_1$  represented by the threshold line  $S_1$   
and a second region less than the function value  $Y_1$   
represented by the threshold line  $S_1$ . The threshold line  
5  $S_2$  is the threshold line when the sub threshold  
coefficient  $S$  is 90 mV/dec, and it is represented by a  
function  $Y_2 = a \cdot X + b_2$  ( $a$  and  $b_2$  are constants). The plane  
coordinate indicated by the horizontal axis  $X$  and the  
vertical axis  $Y$  is partitioned off into a first region  
10 equal to or greater than the function value  $Y_2$   
represented by the threshold line  $S_2$  and a second region  
less than the function value  $Y_2$  represented by the  
threshold line  $S_2$ , by the threshold line  $S_2$ .

In the case of the second region partitioned off  
15 by the threshold lines  $S_1$  and  $S_2$ , the data destruction is  
not induced by the channel leak. In the case of the first  
region partitioned off by the threshold lines  $S_1$  and  $S_2$ ,  
the data destruction is induced by the channel leak.

Also, Fig. 3 shows threshold lines  $W_1$ ,  $W_2$  and  $W_3$   
20 where a write defect is induced in the transistor of the  
maximum threshold voltage  $V_{th}$  in the 256 Mbits, when a  
write rate indicative of a rate of a writing operation  
guarantee of required data is given.

The threshold line W1 is the threshold line for the writing operation guarantee of 60 %, and it is represented by a function  $Y11 = -c \cdot X + d11$  (c and d11 are constants). The plane coordinate indicated by the horizontal axis X and the vertical axis Y is partitioned off into a first region equal to or greater than the function value Y11 represented by the threshold line W1 and a second region less than the function value Y11 represented by the threshold line W1. Also, the threshold line W2 is the threshold line for the writing operation guarantee of 70 %, and it is represented by a function  $Y12 = -c \cdot X + d12$  (c and d12 are constants). The plane coordinate indicated by the horizontal axis X and the vertical axis Y is partitioned off into a first region equal to or greater than the function value Y12 represented by the threshold line W2 and a second region less than the function value Y12 represented by the threshold line W2. Also, the threshold line W3 is the threshold line for the writing operation guarantee of 80 %, and it is represented by a function  $Y13 = -c \cdot X + d13$  (c and d13 are constants). The plane coordinate indicated by the horizontal axis X and the vertical axis Y is partitioned off into a first region equal to or greater

than the function value  $Y_{13}$  represented by the threshold line  $W_3$  and a second region less than the function value  $Y_{13}$  represented by the threshold line  $W_3$ .

In the case of the second region partitioned off by the threshold lines  $W_1$ ,  $W_2$  and  $W_3$ , the write defect is not induced. In the case of the first region partitioned off by the threshold lines  $W_1$ ,  $W_2$  and  $W_3$ , the write defect is induced.

The problems of the conventional memory cell transistor will be described below in detail with reference to Fig. 3.

When the gate length  $F$  of the memory cell transistor is assumed to be  $0.13 \mu\text{m}$ , it is supposed that the average of the threshold voltages  $V_{th}$  is 1 V as indicated by a white circular mark in Fig. 3. In this case, the sub threshold coefficient  $S$  is 90 mV/dec, and the variation  $\sigma$  in the threshold voltages  $V_{th}$  is 90 mV. In this case, since the variation  $\sigma$  is located in the first region partitioned off by the threshold line  $S_2$ , the data destruction would be caused by the channel leak. Moreover, even if the write rate is reduced to 60 %, the write defect is induced because of the first region partitioned off by the threshold line  $W_1$ . That is, since

the solution can not be obtained in this process, the reduction in the variation in the threshold voltages  $V_{th}$  is needed. Specifically, in order to guarantee the writing rate of 75 % and protect the data destruction

5    caused by the channel leak, the variation  $\sigma$  in the threshold voltages  $V_{th}$  needs to be 70 mV or less.

A factor analysis of the variation in the threshold voltages  $V_{th}$  is performed. It is assumed that the dimensional variation (the processing variation) when  
10    the gate electrodes 101 and 101' are processed is 4 nm, the variation  $\sigma$  in the threshold voltages  $V_{th}$  caused by the processing variations of the gate electrodes 101 and 101' is 50 mV. With respect to the variation  $\sigma$  in the threshold voltages  $V_{th}$ , the remaining 40 mV in the entire  
15    90 mV is caused by the variation in the threshold voltages  $V_{th}$ , which results from the dopant impurity concentration distribution and the gate oxide film thickness.

In order to reduce the variation in the threshold  
20    voltages  $V_{th}$ , the concentration of the semiconductor substrate 110 must be made higher. When the concentration of the semiconductor substrate 110 is made higher, the junction electric field in the interfaces between the

diffusion layers 111, 111' and 112 and the semiconductor substrate 110 is made higher, thereby increasing the junction leak current flowing through the interfaces between the diffusion layers 111, 111' and 112 and the semiconductor substrate 110. If this junction leak current is increased, the data holding time of the memory cell transistor is made shorter. Thus, the data holding performance is poor and the data holding performance is static.

10                      In the conventional memory cell transistor, the advancement of the hyperfine structure stops any improvement of the data holding performance and further hinders the device operation.

Also, in the conventional memory cell transistor, since the data holding time is short, the electric power consumptions is large during the charging and discharging operations when the data is written to the cell capacitive sections 106 and 106' and when the data are read out from the cell capacitive sections 106 and 106'.

20                      **Summary of the Invention**

Therefore, an object of the present invention is to provide a semiconductor memory device in which a data holding time can be made longer.

Another object of the present invention is to provide a semiconductor memory device in which power consumption is reduced.

Still another object of the present invention is  
5 to provide a semiconductor memory device which is operated at a high speed.

In an aspect of the present invention, a semiconductor memory device includes a semiconductor substrate, and gate electrodes formed for a transistor on  
10 the semiconductor substrate through a gate insulating film. A gate length of the gate electrode is longer than a minimum processing dimension.

Here, the semiconductor memory device may further include a first diffusion layer formed in a surface of  
15 the semiconductor substrate to function as one of a source and a drain, and a second diffusion layer formed in the surface of the semiconductor substrate to function as the other of the source and the drain. The shortest distance between the first diffusion layer and the second  
20 diffusion layer is proportional to the gate length. In this case, the semiconductor memory device may further include a gate insulating film formed on the semiconductor substrate and extending over the first

diffusion layer and the second diffusion layer. The gate electrode is formed on the gate insulating film.

Also, the semiconductor memory device may further include a first insulating film provided to cover the gate electrode, a first contact section formed to pass through the first insulating film to the first diffusion layer, a bit line formed on the insulating film, a second contact section formed to pass through the insulating film to the second diffusion layer, and a capacitive section formed on the first insulating film and connected to the first contact section. In this case, it is desirable that a side length or diameter of the first contact section is the minimum processing dimension, and a side length or diameter the second contact section t is the minimum processing dimension. Also, the semiconductor memory device may further include a second insulating film formed to cover the first insulating film, the first contact section, the second contact section and the bit line. The capacitive section is formed on the second insulating film, and the capacitive section may include a lower electrode, a capacitive insulating film formed on the lower electrode and an upper electrode formed on the capacitive insulating film. The semiconductor memory

device may further include a third contact section formed to pass through the second insulating film to the first contact section.

Also, an impurity concentration of the  
5 semiconductor substrate is desirably lower than an impurity concentration of the semiconductor substrate when the gate length of the gate electrode is the minimum processing dimension.

Also, the gate length of the gate electrode is  
10 desirably equal to or longer than 1.3 times the minimum processing dimension.

In another aspect of the present invention, a semiconductor memory device includes a first MOS transistor formed on a first surface of a semiconductor  
15 substrate, and a second MOS transistor formed on a second surface of the semiconductor substrate. The first MOS transistor has a first gate electrode, the second MOS transistor has a second gate electrode, and a gate length of the first gate electrode and a gate length of the  
20 second gate electrode are longer than a minimum processing dimension. In this case, the first MOS transistor may further include a first diffusion layer functioning as one of a source and a drain and a second



diffusion layer functioning as the other of the source and the drain, and the second MOS transistor may further include a third diffusion layer functioning as one of the source and the drain and the second diffusion layer  
5 functioning as the other of the source and the drain. The second diffusion layer is used in common to the first MOS transistor and the second MOS transistor. The shortest distance between the first diffusion layer and the second diffusion layer is proportional to the gate length of the  
10 first gate electrode, and the shortest distance between the third diffusion layer and the second diffusion layer is proportional to the gate length of the second gate electrode.

In this case, the first MOS transistor may  
15 further include a first gate insulating film extending over the first diffusion layer and the second diffusion layer, and the second MOS transistor may further include a second gate insulating film extending over the third diffusion layer and the second diffusion layer. Also, the  
20 first gate electrode is formed on the first gate insulating film, and the second gate electrode is formed on the first gate insulating film.

Also, the semiconductor memory device may further

include a first insulating film formed to cover the first gate electrode and the second gate electrode, a first contact section formed to pass through the first insulating film to the first diffusion layer, and a  
5 second contact section formed to pass through the first insulating film to the second diffusion layer. Also, the semiconductor memory device may further include a bit line formed on the first insulating film, a third contact section formed to pass through the first insulating film  
10 to the third diffusion layer, a first capacitive section formed on the first insulating film and connected to the first contact section, and a second capacitive section formed on the first insulating film and connected to the third contact section. In this case, a side length or  
15 diameter of the first contact section is the minimum processing dimension, a side length or diameter of the second contact section is the minimum processing dimension, and a side length or diameter of the third contact section is the minimum processing dimension.

20                      In this case, the semiconductor memory device may further include a second insulating film formed to cover the first insulating film, the first contact section, the second contact section, the third contact section and the

bit line. The first capacitive section and the second capacitive section are formed on the second insulating film, and each of the first capacitive section and the second capacitive section has a lower electrode, a  
5 capacitive insulating film formed on the lower electrode and an upper electrode formed on the capacitive insulating film. The semiconductor memory device may further include a fourth contact section formed to pass through the second insulating film to the first contact  
10 section, and a fifth contact section formed to pass through the second insulating film to the third contact section.

Also, a gate interval between the first gate electrode and the second gate electrode is the minimum  
15 processing dimension.

Also, an impurity concentration of the semiconductor substrate is lower than an impurity concentration of the semiconductor substrate when the gate length of the first gate electrode and the gate  
20 length of the second gate electrode are the minimum processing dimension.

Also, the gate length of the first gate electrode and the gate length of the second gate electrode are

equal to or longer than 1.3 times the minimum processing dimension.

### **Brief Description of the Drawings**

5                      Fig. 1 is a plan view showing memory cells of a conventional semiconductor memory device;

Fig. 2 is a sectional view of the memory cells along the line B-B' of Fig. 1;

Fig. 3 is a graph showing

10                      Fig. 4 is a plan view showing memory cells in a semiconductor memory device according to a first embodiment of the present invention;

Fig. 5 is a sectional view of the memory cells along the line A-A' of Fig. 4;

15                      Fig. 6 is a graph showing a relation between a gate length of a memory cell transistor and a threshold voltages  $V_{th}$  of the memory cell transistor;

Fig. 7 is a graph showing a relation between a relative substrate concentration and a variation in the  
20 threshold voltage  $V_{th}$  of the memory cell transistor;

Fig. 8 is a graph showing a relation between an average of the threshold voltages  $V_{th}$  and a variation in the threshold voltage  $V_{th}$ ; and

Fig. 9 shows a relation between a normalized gate length and a normalized data holding time.

#### **Description of the Preferred Embodiments**

5                      Hereinafter, a semiconductor memory device such as a DRAM according to the present invention will be described below with reference to the attached drawings.

Fig. 4 is a plan view showing memory cell transistors of the semiconductor memory device according  
10 to the first embodiment of the present invention.

Capacitive contact sections 4 and capacitive contact sections 4' are separately provided to connect it to each of a plurality of transistor regions. A cell capacitive section 6 is formed on the capacitive contact  
15 section 4, and a cell capacitive section 6' is formed on the capacitive contact section 4'. A bit line contact section 5 is connected to a bit line and each of the transistor regions 2.

A word line 1 and a word line 1' as gate  
20 electrodes are separately laid on each of the transistor regions 2. The word line 1 and 1' are extended in a direction perpendicular to the transistor region 2. The word line 1 is laid between the capacitive contact

section 4 and the bit line contact section 5, and the word line 1' is laid between the capacitive contact section 4' and the bit line contact section 5.

In the layout of the memory cell transistor according to the present invention, a minimum processing dimension (half pitch) is represented by F. For example, as shown in Fig. 4, the half pitch F is the shortest distance between two of the transistor regions 2 adjacent to each other in the perpendicular direction. A gate interval between the gate electrode 1 and the gate electrode 1' is F, too. Each of the capacitive contact sections 4 and 4' has a rectangular or circular shape. The side of the rectangle or the diameter of the circle is F. The bit line contact section 5 has a rectangular or circular shape and the side of the rectangle or the diameter of the circle is F. The width of each of the word lines 1 and 1', which is proportional to a gate length is longer than the half pitch F and equal to or longer than 1.3 times the half pitch F. This value is equal to or longer than 1.3 times the gate length F of the gate electrodes 101 and 101' in the conventional memory cell transistor.

Fig. 5 is a cross sectional view of the

transistor region along the line A-A' of Fig. 4.

Referring to Fig. 5, a diffusion layer 11, a diffusion layer 11' and a diffusion layer 12 are separately formed in the surface of a semiconductor substrate 10. The

5 semiconductor substrate 10 is of a p-type, and the diffusion layers 11, 11' and 12 are of an n-type. The semiconductor substrate 10 and the diffusion layers 11, 11' and 12 constitute the transistor region 2.

A shallow trench insulation film 13' for device  
10 separation is formed in the surface of the semiconductor substrate 10 outside the diffusion layer 11. A shallow trench insulation film 13 for device separation is formed in the surface of the semiconductor substrate 10 outside the diffusion layer 11'. The shallow trench insulation  
15 film 13 and 13' electrically isolates the transistor regions 2 from each other. A gate oxide film 14 and a gate oxide film 14' extend over the diffusion layer 11, the diffusion layer 11', the diffusion layer 12 and the surface of the semiconductor substrate 10. A gate  
20 electrode 1 is formed on the surface of the gate oxide film 14, and a gate electrode 1' is formed on the surface of the gate oxide film 14'. The gate electrode 1 is also formed on the surface of the shallow trench isolation

film 13, and the gate electrode 1' is formed on the surface of the shallow trench isolation film 13'.

The shortest distance between the diffusion layer 11 and the diffusion layer 12 depends on the gate length of the gate electrode 1 and is equal to or longer than 1.3 times the shortest distance between the diffusion layer 111 and the diffusion layer 112 in the conventional memory cell transistor. The shortest distance between the diffusion layer 11' and the diffusion layer 12 depends on the gate length of the gate electrode 1' and is equal to or longer than 1.3 times the shortest distance between the diffusion layer 111' and the diffusion layer 112 in the conventional memory cell transistor.

Nitride films 15 are formed on the gate electrodes 1 and 1'. Side wall insulating films are formed to surround each of the gate electrodes. An interlayer insulating film 16 is formed to cover the semiconductor substrate the nitride films 15 and the side wall insulating films.

The capacitive contact section 4 is formed to pass through the interlayer insulating film 16 to the diffusion layer 11. The capacitive contact section 4' is formed to pass through the interlayer insulating film 16



to the diffusion layer 11'. The bit line contact section 5 is formed to pass through the interlayer insulating film 16 to the diffusion layer 12. Consequently, in the memory cell transistor of the present invention, a first MOS transistor is formed on a first surface of the semiconductor substrate 10, and a second MOS transistor is formed on a second surface of the semiconductor substrate 10. The diffusion layer 12 and the bit line contact section 5 are used in common to the first and second MOS transistors in the memory cell transistor of the present invention.

The diffusion layer 11 of the first MOS transistor and the diffusion layer 11' of the second MOS transistor function as one of sources and drains, and the capacitive contact section 4 thereof functions as one of a source electrode and a drain electrode. The diffusion layer 12 functions as the other of the source and the drain, and the bit line contact section 5 thereof functions as the other of the source electrode and the drain electrode.

An interlayer insulating film 17 is formed to cover the interlayer insulating film 16, the capacitive contact sections 4 and 4' and the bit line contact

section 5. An interlayer insulating film 18 is formed on the interlayer insulating film 17. A bit line 20 is formed to pass through the interlayer insulating films 17 and 18 to the bit line contact section 5.                      The

5    contact sections 19 and 19' are formed to pass through the interlayer insulating films 17 and 18 to the capacitive contact sections 4 and 4', respectively.

Cell capacitance lower electrodes 21 and 21' are formed on the interlayer insulating film 18 to be  
10    connected with the contact sections 19 and 19', respectively. The cell capacitance lower electrode 21 has a bottom portion 21-1 connected to the contact section 19, side wall portions 21-2 extending upwardly from the ends of the bottom portion 21-1. The cell capacitance  
15    lower electrode 21' has a bottom portion 21'-1 connected to the contact section 19', and side wall portions 21'-2 extending upwardly from the ends of the bottom portion 21'-1. A capacitive insulating film 22 is formed to cover the cell capacitance lower electrodes 21 and 21' and the  
20    interlayer insulating film 18. A cell capacitance upper electrode 23 is formed on the capacitive insulating film 22.

Consequently, the cell capacitive section 6 is

formed on the capacitive contact section 4 to have the  
cell capacitance lower electrode 21, the capacitive  
insulating film 22 and the cell capacitance upper  
electrode 23, and the cell capacitive section 6' formed  
5 on the capacitive contact section 4' to have the cell  
capacitance lower electrode 21', the capacitive  
insulating film 22 and the cell capacitance upper  
electrode 23.

The word line 1 is connected to a first one of a  
10 plurality of terminals. The word line 1' is connected to  
a second one of the plurality of terminals. The bit line  
20 is connected to one of the plurality of terminals. A  
reference terminal of the plurality of terminals is  
connected to the cell capacitance upper electrode 23.

15            A potential difference is applied between the  
first word line terminal and the reference terminal, and  
a potential difference is applied between the second word  
line terminal and the reference terminal. A potential  
difference is applied between the bit line terminal and  
20 the reference terminal.

In the operation of the memory cell transistor of  
the present invention, a case when the data "1" is  
written into the cell capacitance section will be

described below. As in the cell capacitance section, the cell capacitive section 6 connected through the contact section 19 to the first MOS transistor is exemplified.

The potential of the data "1" is supplied from an  
5 external apparatus (not shown) to the bit line 20. At this time, the potential of the diffusion layer 12 connected to the bit line contact section 5 becomes the data "1". The potential of the data "1" is assumed to be the positive potential VDL. The potential of the  
10 diffusion layer 11 connected to the capacitive contact section 4 is set to  $VDL/2$  immediately before the writing operation. For this reason, if the potential to turn ON the first MOS transistor is supplied from the external apparatus (not shown) to the gate electrode 1, the  
15 diffusion layer 12 connected to the bit line contact section 5 functions as the drain, and the diffusion layer 11 connected to the capacitive contact section 4 functions as the source. As a result, the data "1" is written to the cell capacitive section 6. That is,  
20 although the potential of the cell capacitance upper electrode 23 of the cell capacitive section 6 is  $VDL/2$ , the potential of the cell capacitance lower electrode 21 of the cell capacitive section 6 is VDL.

On the other hand, if the data "1" is read out from the cell capacitive section 6, the potential of the diffusion layer 12 connected to the bit line contact section 5 is  $VDL/2$ , and the potential of the diffusion layer 11 connected to the capacitive contact section 4 is  $VDL$ . For this reason, if the potential to turn ON the first MOS transistor is supplied from the external apparatus (not shown) to the gate electrode 1, the diffusion layer 12 connected to the bit line contact section 5 functions as the source, and the diffusion layer 11 connected to the capacitive contact section 4 functions as the drain. As a result, the potential of the bit line 20 is varied, and the data "1" is amplified by a sense amplifier (not shown) and read out by the external apparatus connected to the bit line 20.

After the data "1" is written to the cell capacitive section 6 as mentioned above, and when the potential to turn OFF the first MOS transistor is supplied from the external apparatus (not shown) to the gate electrode 1, the state that the cell capacitive section 6 holds the data "1" is referred to as a data holding state. Also, the time until the data "1" is broken after the data "1" is written to the cell

capacitive section 6, namely, the time while the cell capacitive section 6 holds the data "1" is referred to as the data holding time.

The PN junctions are formed between the n-type diffusion layers 11, 11' and 12 and the p-type semiconductor substrate 10. After the data "1" is written into the cell capacitive sections 6, the potentials of the n-type diffusion layers 11, 11' and 12 with respect to the p-type semiconductor substrate 10 are VDL. As a result, the reverse voltage is applied to the PN junction portion. In an ideal case the leak current does not flow into the interfaces between the diffusion layers 11, 11' and 12 and the semiconductor substrate 10, but the data "1" accumulated in the cell capacitive sections 6 are not broken.

However, since the junction leak currents usually flow into the interfaces between the semiconductor substrate 10 and the diffusion layers 11, 11' and 12, the data "1" as charge in the cell capacitive sections 6 is gradually reduced. The potential of the cell capacitance lower electrode 21 in the cell capacitive section 6 is gradually reduced from VDL. If the potential is reduced to  $VDL/2$ , the data "1" is perfectly broken. The change in

the potential of the cell capacitance lower electrode 21 is determined based on this junction leak current. When this junction leak current is large, the potential of the cell capacitance lower electrode 21 is reduced faster. In  
5 this way, the data holding time depends on this junction leak current. Thus, as the junction leak current becomes greater, the data holding time becomes shorter. In such a case, the data holding performance is bad.

On the other hand, as this junction leak current  
10 decreases, the data holding time can be increased, and thereby improving the data holding performance. In order to reduce this junction leak current, it is required to reduce the electric field in the interfaces between the diffusion layers 11, 11' and 12 and the semiconductor  
15 substrate 10.

(First Example)

In the layout of the memory cell transistor in the first example, the gate lengths of the gate electrodes 1 and 1' are 1.3 times the half pitch F,  
20 namely,  $1.3F$  that is 1.3 times the gate lengths  $F$  of the gate electrodes 101 and 101' in the conventional memory cell transistor. The half pitch  $F$  is the minimum processing dimension shown in Fig. 4 and is assumed to be

0.13  $\mu\text{m}$ . When resist dimensions before the gate electrodes 1 and 1' are processed are assumed to be 0.145  $\mu\text{m}$ , the contraction is carried out through the side etching when the gate electrodes 1 and 1' are processed.

5 After the gate electrodes 1 and 1' are processed, thermal oxidization is performed on the side walls of the gate electrodes 1 and 1'. As a result, the effective gate lengths of the gate electrodes 1 and 1' in this first example are 0.17  $\mu\text{m}$ .

10                      In another layout of the memory cell transistor in the first embodiment, the following is carried out.

At first, the gate interval between the gate electrode 1 and the gate electrode 1' is defined as F in order to protect the area from being unnecessarily  
15 increased. The sides or diameters of the capacitive contact sections 4 and 4' are also defined as F in order to protect the area from being unnecessarily increased. The side or diameter of the bit line contact section 5 is also defined as F in order to protect the area from being  
20 unnecessarily increased.

As for the transistor region 2, the gate lengths of the gate electrodes 1 and 1' are 1.3 times longer, compared with the gate lengths of the gate electrodes 101



and 101' in the conventional memory cell transistor. That is, the shortest distance between the diffusion layer 11 and the diffusion layer 12 is proportional to the gate length of the gate electrode 1 and 1.3 times longer than  
5 the shortest distance between the diffusion layer 111 and the diffusion layer 112 in the conventional memory cell transistor. The shortest distance between the diffusion layer 11' and the diffusion layer 12 is also proportional to the gate length of the gate electrode 1' and 1.3 times  
10 longer than the shortest distance between the diffusion layer 111' and the diffusion layer 112 in the conventional memory cell transistor.

In this way, in the memory cell transistor in the first example, the area per cell is increased. In  
15 accordance with this increase in the area, in the memory cell transistor in the first example, the areas of the cell capacitive sections 6 and 6' can be increased over those of the cell capacitive sections 106 and 106' of the conventional memory cell transistor.

20                      The memory cell transistor in the first example will be described below in detail with reference to Figs. 6 and 7.

Fig. 6 shows a relation between the gate lengths

of the gate electrodes of the memory cell transistors in the conventional example and the present invention and the threshold voltages  $V_{th}$  of the memory cell transistors in the conventional example and the present invention.

5 Here, in the conventional memory cell transistor, a concentration of impurities doped into the semiconductor substrate 110 is assumed to be 1 when the gate electrodes 101 and 101' whose gate lengths are  $F$  are used to adjust the threshold voltage  $V_{th}$  to 1 V. In the memory cell  
10 transistor of the first example, the concentration of the impurities doped into the semiconductor substrate 10 is 0.9 when the gate electrodes 1 and 1' whose gate lengths are  $1.3F$  are used to adjust the threshold voltage  $V_{th}$  to 1 V. That is, the concentration of the semiconductor  
15 substrate 10 is 10 % lower than the concentration of the semiconductor substrate 110. For this reason, the dimensional variation is 4nm in the processing when the gate electrodes 1 and 1' in the first example and equal to the processing variation of the conventional gate  
20 electrodes 101 and 101'. In this case, the variation  $\sigma$  in the threshold voltages  $V_{th}$  caused by the processing variation of the conventional gate electrodes 101 and 101' is 50 mV. However, the variation  $\sigma$  in the threshold

voltages  $V_{th}$  caused by the processing variation of the gate electrodes 1 and 1' in the first example can be reduced up to 25 mV.

Fig. 7 shows a relation between the relative  
5 substrate concentration indicative of a concentration ratio of a substrate when the concentration of the semiconductor substrate 10 is normalized based on the concentration of the semiconductor substrate 110 and the variation in the threshold voltages  $V_{th}$  ( $V_{th}$  variation)  
10 of the memory cell transistor. The variation  $\sigma$  in the threshold voltages  $V_{th}$  on the vertical axis depends on the processing variation of the gate electrode, the dopant impurity concentration distribution and the gate oxide film thickness. The variation  $\sigma$  in the threshold  
15 voltages  $V_{th}$  is approximately proportional to the relative substrate concentration as shown in Fig. 7. For this reason, by setting the concentration of the semiconductor substrate 10 to be lower than the concentration of the semiconductor substrate 110 by 10 %,   
20 the variation  $\sigma$  in the threshold voltages  $V_{th}$  in the memory cell transistor of the first example can be made lower than the variation  $\sigma$  in the threshold voltages  $V_{th}$  in the conventional memory cell transistor by 5 mV. As a

result, in the conventional memory cell transistor, the variation  $\sigma$  in the threshold voltages  $V_{th}$  is 90 mV as a whole. However, in the memory cell transistor of the first example, the variation  $\sigma$  in the threshold voltages  $V_{th}$  caused by the processing variation of the gate electrodes 1 and 1', the dopant impurity concentration distribution and the gate oxide film thickness can be reduced to 60 mV as a whole.

In this way, for the write guarantee of 75 % and protection of the data destruction caused by the channel leak, the variation  $\sigma$  in the threshold voltages  $V_{th}$  needs to be equal to or less than 70 mV as a whole and the gate length needs to be 1.3F or more in order to attain this guaranteed value.

15                      The memory cell transistor of the first example is designed so as to set the gate lengths of the gate electrodes 1 and 1' to 1.3F. Thus, the variation  $\sigma$  in the threshold voltages  $V_{th}$  can be reduced to 60 mV as a whole (the reduction of 30 mV from the variation  $\sigma$  in the threshold voltages  $V_{th}$  of the conventional memory cell transistor). Moreover, the concentration of the semiconductor substrate 10 to adjust the threshold voltage  $V_{th}$  can be 10 % lower than the concentration of

the semiconductor substrate 110 in the conventional memory cell transistor.

Thus, since the memory cell transistor of the first embodiment is designed so as to set the gate  
5 lengths of the gate electrodes 1 and 1' to  $1.3F$ , the junction electric field in the interfaces between the semiconductor substrate 10 and the diffusion layers 11, 11' and 12 can be reduced less than the junction electric field in the interfaces between the semiconductor  
10 substrate 110 and the diffusion layers 111, 111' and 112 in the conventional memory cell transistor.

Since the memory cell transistor of the first example is designed so as to reduce the junction electric field in the interfaces between the semiconductor  
15 substrate 10 and the diffusion layers 11, 11' and 12, the junction leak current flowing through the interfaces between the semiconductor substrate 10 and the diffusion layers 11, 11' and 12 can be reduced less than the junction leak current flowing into the boundaries between  
20 the semiconductor substrate 110 and the diffusion layers 111, 111' and 112 in the conventional memory cell transistor.

Since the memory cell transistor of the first

example is designed so as to reduce this junction leak current, the data holding time can be increased to greater than the data holding time of the conventional memory cell transistor, and thereby improving the data  
5 holding performance.

Therefore, since the memory cell transistor of the first example is designed so as to make the data holding time longer, the electric power (electric power consumption) used in the charging and discharging  
10 operations when the data are written into the cell capacitive sections 6 and 6' and when the data are read out from the cell capacitive sections 6 and 6' can be reduced to less than in the conventional memory cell transistor.

15                      As the effect of the memory cell transistor of the first example, the improvement of the data holding performance will be described below in detail with reference to Figs. 8 and 9.

In case of the 256 Mbit DRAM, the data shown in  
20 Fig. 8 are required as the threshold voltages  $V_{th}$  and the variations of them for the memory cell transistor. Fig. 8 shows a relation between the averages of the threshold voltages  $V_{th}$  of the memory cell transistors in the

conventional technique and the present invention and the variations of the threshold voltages  $V_{th}$  (the  $V_{th}$  variations) of the memory cell transistors in the conventional technique and the present invention. The horizontal axis  $Y$  of Fig. 8 indicates the averages of the threshold voltages  $V_{th}$  in the memory cell transistor, and the vertical axis  $Y$  of Fig. 8 indicates the variations  $\sigma$  in the threshold voltages  $V_{th}$  (the  $V_{th}$  variations) in the memory cell transistor. The variation  $\sigma$  in the threshold voltages  $V_{th}$  on the vertical axis  $Y$  depends on the processing variation of the gate electrode, the dopant impurity concentration distribution and the gate oxide film thickness.

Referring to Fig. 8, threshold lines  $S1$ ,  $S2$  are lines when data destruction is induced by channel leak at a high temperature of about  $85^{\circ}\text{C}$ , in the transistor of the minimum threshold voltage  $V_{th}$  in the 256 Mbits, when a sub threshold coefficient  $S$  is given. The threshold line  $S1$  is the threshold line when the sub threshold coefficient  $S$  is 80 mV/dec, and it is represented by a function  $Y1=a*X+b1$  ( $a$  and  $b1$  are constants). The plane coordinate indicated by the horizontal axis (the variation in the threshold voltages  $V_{th}$ )  $X$  and the

vertical axis (the average of the threshold voltages  $V_{th}$ )  
Y is partitioned off into a first region equal to or  
greater than the function value  $Y_1$  represented by the  
threshold line  $S_1$  and a second region less than the  
5 function value  $Y_1$  represented by the threshold line  $S_1$ ,  
by the threshold line  $S_1$ . The threshold line  $S_2$  is the  
threshold line when the sub threshold coefficient  $S$  is 90  
mV/dec, and it is represented by a function  $Y_2=a*X+b_2$  ( $a$   
and  $b_2$  are constants). The plane coordinate indicated by  
10 the horizontal axis  $X$  and the vertical axis  $Y$  is  
partitioned off into a first region equal to or greater  
than the function value  $Y_2$  represented by the threshold  
line  $S_2$  and a second region less than the function value  
 $Y_2$  represented by the threshold line  $S_2$ , by the threshold  
15 line  $S_2$ . In case of the second region partitioned off by  
the threshold lines  $S_1$  and  $S_2$ , the data destruction is  
not induced by the channel leak. In case of the first  
region partitioned off by the threshold lines  $S_1$  and  $S_2$ ,  
the data destruction is induced by the channel leak.

20                      Also, Fig. 8 shows threshold lines  $W_1$ ,  $W_2$  and  $W_3$   
where a write defect is induced in the transistor of the  
maximum threshold voltage  $V_{th}$  in the 256 Mbits, when a  
write rate as a rate of a writing operation guarantee of



required data is given.

The threshold line W1 is the threshold line for the writing operation guarantee of 60 % as the write rate, and it is represented by a function  $Y11 = -c \cdot X + d11$  (c and d11 are constants). The plane coordinate indicated by the horizontal axis X and the vertical axis Y is partitioned off into a first region equal to or greater than the function value Y11 represented by the threshold line W1 and in a second region to less than the function value Y11 represented by the threshold line W1. The threshold line W2 is the threshold line for the writing operation guarantee of 70 % as the write rate, and it is represented by a function  $Y12 = -c \cdot X + d12$  (c and d12 are constants). The plane coordinate indicated by the horizontal axis X and the vertical axis Y is partitioned off into a first region equal to or greater than the function value Y12 represented by the threshold line W2 and in a second region to less than the function Y12 represented by the threshold line W2. The threshold line W3 is the threshold line the writing operation guarantee of 80 % as the write rate, and it is represented by a function  $Y13 = -c \cdot X + d13$  (c and d13 are constants). The plane coordinate indicated by the horizontal axis X and

the vertical axis Y is partitioned off into a first region equal to or greater than the function value Y13 represented by the threshold line W3 and in a second region to less than the function value Y13 represented by the threshold line W3.

In case of the second region partitioned off by the threshold lines W1, W2 and W3, the write defect is not induced. In case of the first region partitioned off by the threshold lines W1, W2 and W3, the write defect is induced. In the first example, the variation  $\sigma$  in the threshold voltages  $V_{th}$  can be reduced to 60 mV. Thus, as indicated by a black circular mark, the average of the threshold voltages  $V_{th}$  can be set to 0.95 V. For this reason, the variation  $\sigma$  in the threshold voltages  $V_{th}$  and the average of the threshold voltages  $V_{th}$  belong to the second region partitioned off by the threshold lines S1 and S2, and simultaneously belong to the second region partitioned off by the threshold line W3. Therefore, in the memory cell transistor of the first example, the margin can be guaranteed for the data destruction caused by the channel leak and the write defect, thereby insuring the writing of 80 % or more.

Fig. 9 shows a relation between a normalized gate

length and a normalized data holding time. The normalized gate length on the horizontal axis of Fig. 9 is the gate length of the gate electrode that is normalized on the basis of  $F$  indicative of the gate lengths of the gate electrodes 101 and 101' in the conventional memory cell transistor. That is, when  $F$  is  $0.13 \mu\text{m}$ , the normalized gate length  $1F$  becomes  $0.13 \mu\text{m}$ , and the normalized gate length becomes  $0.26 \mu\text{m}$  in case of  $2F$ . The normalized data holding time on the vertical axis of Fig. 6 is the data holding time normalized on the basis of the data holding time when the gate length is  $F$  (the data holding time of the conventional memory cell transistor). It is supposed that the normalized data holding time is 1 when the gate length is  $F$  ( $F = 0.13 \mu\text{m}$ ). In this case, the normalized data holding time is 2 when the gate length is  $2F$  ( $2F = 0.26 \mu\text{m}$ ). Actually, if the data holding time is assumed to be 200 ms when the gate length is  $F$ , the data holding time becomes 400 ms when the gate length is  $2F$ .

As mentioned above, as the result that the margin can be guaranteed from the data destruction caused by the channel leak and the write defect, as shown in Fig. 9, although the conventional memory cell transistor having the gate length of  $F$  has the data holding time of 200 ms,

the memory cell transistor having the gate length of  $1.3F$  in the first example achieves the improvement that the data holding time is 340 ms equal to 1.7 times that of the conventional case.

5                      The gate length dependence of the data holding time as mentioned above is found out from the study of the inventor that there is the different dependence between the case below  $1.3F$  and the case of  $1.3F$  or more, even if the DRAM is manufactured in the process having  
10 the different  $F$  value. If the gate length is less than  $1.3F$ , the data holding time is short and similar to the conventional memory cell transistor, and the data holding time is largely variable, depending on the dimensional variation (processing variation) in the gate length.  
15 Thus, it is difficult to obtain the stable data holding performance. Usually, the variation in the data holding time has influence on a yield drop in the product. On the other hand, if the gate length is  $1.3F$  or more (in the case of the present invention), the data holding time is  
20 longer than that of the case in which the gate length is less than  $1.3F$ , and even if there is the dimensional variation in the gate length, the variation in the data holding time can be reduced, thereby obtaining the stable

data holding performance. According to the present invention, it is possible to improve the data holding performance and keep the yield of the product stable.

Also, as shown in Fig. 9, it could be understood  
5 that the effect increases in the future advancement of the miniature structure by setting the gate length to be equal to or longer than  $1.3F$ . If the gate length is set to  $1.3F$  when the half pitch  $F$  is  $0.15\text{ }\mu\text{m}$  in the memory cell transistor of the present invention, the data  
10 holding time of the memory cell transistor of the present invention becomes 1.3 times the data holding time of the conventional memory cell transistor. However, if the gate length is set to  $1.3F$  when the half pitch  $F$  is  $0.13\text{ }\mu\text{m}$  in the memory cell transistor of the present invention, the  
15 data holding time of the memory cell transistor of the present invention can be 1.7 times the data holding time of the conventional memory cell transistor. That is, if the  $F$  value is made smaller, the data holding time can be effectively made longer. In this way, according to the  
20 present invention, as the miniature structure is advanced, the degree of the performance improvement becomes greater.

As the effect of the memory cell transistor in

the first example, the high speed operation of the memory cell transistor will be described below in detail. It should be noted that in the memory cell transistor of the first example, the areas of the cell capacitive sections 5 6 and 6' are increased by 13 % in correspondence to the increase in the area per cell, as compared with the cell capacitive sections 106 and 106' of the conventional memory cell transistor. In the memory cell transistor of the first example, since the gate lengths of the gate 10 electrodes 1 and 1' are widened to 1.3F, resistances of the gate electrodes 1 and 1' can be reduced by 20 % as compared with resistances of the gate electrodes 101 and 101'. The memory cell transistor of the first example is operated at a speed higher than that of the conventional 15 memory cell transistor, because the resistances of the gate electrodes 1 and 1' are reduced by 20 % as compared with the resistances of the gate electrodes 101 and 101'.

From the above-mentioned explanation, according to the memory cell transistor of the first example, the 20 data holding time can be made longer than the data holding time of the conventional memory cell transistor. Thus, the data holding time is improved.

According to the memory cell transistor of the

first example, since the data holding time is made longer, the electric power consumption can be reduced over the electric power consumption of the conventional memory cell transistor.

5                      According to the memory cell transistor of the first example, it is operated at the speed higher than that of the conventional memory cell transistor.

(Second Example)

10                      As the layout of the memory cell transistor in the second embodiment, the gate lengths of the gate electrodes 1 and 1' are 2 times the half pitch F, namely, 2F that is 2 times the gate lengths F of the gate electrodes 101 and 101' of the conventional memory cell  
15 transistor. The half pitch F that is the minimum processing dimension shown in Fig. 4 is assumed to be 0.13  $\mu\text{m}$ . When the resist dimensions before the gate electrodes 1 and 1' are processed are assumed to be 0.145  $\mu\text{m}$ , the contraction is carried out for the side etching  
20 when the gate electrodes 1 and 1' are processed. After the gate electrodes 1 and 1' are processed, the thermal oxidization is performed on the side walls of the gate electrodes 1 and 1'. As a result, the effective gate

lengths of the gate electrodes 1 and 1' in this second embodiment are 0.27  $\mu\text{m}$ .

As another layout of the memory cell transistor in the second example, the following is accomplished.

5                      At first, the gate interval between the gate electrode 1 and the gate electrode 1' is defined as F in order to protect the area from being unnecessarily increased. The side or diameter of the capacitive contact sections 4 and 4' are also defined as F in order to  
10 protect the area from being unnecessarily increased. The side or diameter of the bit line contact section 5 is also defined as F in order to protect the area from being unnecessarily increased.

As for the transistor region 2, since the gate  
15 lengths of the gate electrodes 1, 1' are 2 times longer than the gate lengths of the gate electrodes 101 and 101' of the conventional memory cell transistor, respectively, it is longer in a longitudinal direction than the transistor region 102 of the conventional memory cell  
20 transistor. That is, the shortest distance between the diffusion layer 11 and the diffusion layer 12 is proportional to the gate length of the gate electrode 1 and 2 times longer than the shortest distance between the



diffusion layer 111 and the diffusion layer 112 in the conventional memory cell transistor. The shortest distance between the diffusion layer 11' and the diffusion layer 12 is proportional to the gate length of the gate electrode 1' and 2 times longer than the shortest distance between the diffusion layer 111' and the diffusion layer 112 in the conventional memory cell transistor.

In this way, in the memory cell transistor in the second example, the area per cell is increased. In the memory cell transistor in the second example, the areas of the cell capacitive sections 6 and 6' can be increased more in relation to this increase in the area than those of the cell capacitive sections 106 and 106' of the conventional memory cell transistor.

The memory cell transistor in the second example will be described below in detail with reference to Figs. 6 and 7. As shown in Fig. 6, in the conventional memory cell transistor, the impurity concentration of the substrate concentration 110 used in the semiconductor substrate 110 is assumed to be 1 when the gate electrodes 101 and 101' whose gate lengths are  $F$  are used to adjust the threshold voltage  $V_{th}$  to 1 V. In the memory cell

transistor of the second example, the substrate concentration used in the semiconductor substrate 10 is 0.75 when the gate electrodes 1 and 1' whose gate lengths are  $2F$  are used to adjust the threshold voltage  $V_{th}$  to 1 V. That is, the concentration of the semiconductor substrate 10 is 25 % lower than the concentration of the semiconductor substrate 110. For this reason, the dimensional variation (processing variation) when the gate electrodes 1 and 1' in the second example are processed is 4 nm. That is, the dimensional variation equal to the processing variation of the conventional gate electrodes 101 and 101'. Then, the variation  $\sigma$  in the threshold voltages  $V_{th}$  caused by the processing variation of the conventional gate electrodes 101 and 101' is 50 mV. However, the variation  $\sigma$  in the threshold voltages  $V_{th}$  caused by the processing variation of the gate electrodes 1 and 1' in the second example can be reduced up to 15 mV.

As shown in Fig. 7, the variation  $\sigma$  in the threshold voltages  $V_{th}$  is approximately proportional to the relative substrate concentration. Thus, by setting the concentration of the semiconductor substrate 10 to be 25 % lower than the concentration of the semiconductor

substrate 110, the variation  $\sigma$  in the threshold voltages  $V_{th}$  in the memory cell transistor of the second example can be made lower than the variation  $\sigma$  in the threshold voltages  $V_{th}$  in the conventional memory cell transistor by 12 mV. As a result, in the conventional memory cell transistor, the variation  $\sigma$  in the threshold voltages  $V_{th}$  caused by the processing variation of the gate electrodes 101 and 101', the dopant impurity concentration distribution and the gate oxide film thickness is 90 mV as a whole. However, in the memory cell transistor of the second example, the variation  $\sigma$  in the threshold voltages  $V_{th}$  caused by the processing variation of the gate electrodes 1 and 1', the dopant impurity concentration distribution and the gate oxide film thickness can be reduced to 45 mV as a whole.

In this way, the memory cell transistor of the second example is designed so as to set the gate lengths of the gate electrodes 1 and 1' to  $2F$ . Thus, the variation  $\sigma$  in the threshold voltages  $V_{th}$  can be reduced to 45 mV as a whole (the reduction of 45 mV from the variation  $\sigma$  in the threshold voltages  $V_{th}$  of the conventional memory cell transistor). Moreover, the concentration of the semiconductor substrate 10 to adjust

the threshold voltage  $V_{th}$  can be 25 % lower than the concentration of the semiconductor substrate 110 in the conventional memory cell transistor.

Thus, since the memory cell transistor of the second example is designed so as to set the gate lengths of the gate electrodes 1 and 1' to  $2F$ , the junction electric field in the interfaces between the semiconductor substrate 10 and the diffusion layers 11, 11' and 12 can be reduced more than the junction electric field on the boundaries between the semiconductor substrate 110 and the diffusion layers 111, 111' and 112 in the conventional memory cell transistor.

Since the memory cell transistor of the second example is designed so as to reduce the junction electric field in the interfaces between the semiconductor substrate 10 and the diffusion layers 11, 11' and 12, the junction leak current flowing through the interfaces between the semiconductor substrate 10 and the diffusion layers 11 and 11' and 12 can be reduced more than the junction leak current flowing into the boundaries between the semiconductor substrate 110 and the diffusion layers 111, 111' and 112 in the conventional memory cell transistor.

Since the memory cell transistor of the second example is designed so as to reduce this junction leak current, the data holding time can be increased to greater than the data holding time of the conventional  
5 memory cell transistor. Thus, the data holding performance is improved in the memory cell transistor of the second example.

For this reason, since the memory cell transistor of the second example is designed so as to make the data  
10 holding time longer, the electric power consumption in the charging and discharging operations when the data are written to the cell capacitive sections 6 and 6' and when the data are read out from the cell capacitive sections 6 and 6' can be reduced over that in the conventional  
15 memory cell transistor. As the effect of the memory cell transistor of the second example, the improvement of the data holding performance will be described below in detail with reference to the review results (Figs. 8 and 9).

20                      In the case of the 256 Mbit DRAM, the threshold voltages  $V_{th}$  and the variations thereof required for the memory cell transistor are shown in Fig. 8. In the second example, the variation  $\sigma$  in the threshold voltages  $V_{th}$

can be reduced to 45 mV. Thus, as indicated by a star mark, the average of the threshold voltages  $V_{th}$  can be set to 0.9 V. For this reason, the variation  $\sigma$  in the threshold voltages  $V_{th}$  and the average of the threshold  
5 voltages  $V_{th}$  are of the second region partitioned off by the threshold lines S1 and S2, and simultaneously belong to the second region partitioned off by the threshold line W3. Therefore, in the memory cell transistor of the second example, the area of the data destruction caused  
10 by the channel leak and the write defect can be decreased, and thereby insuring the writing of 80 % or more.

As shown in Fig. 9, although the conventional memory cell transistor having the gate length of F has  
15 the data holding time of 200 ms, the memory cell transistor having the gate length of 2F in the second example improves the data holding time to 340 ms or equal to 1.7 times that of the conventional case.

As the effect of the memory cell transistor in  
20 the second example, the high speed operation of the memory cell transistor will be described below in detail. By the way, in the memory cell transistor of the second example, the areas of the cell capacitive sections 6 and

6' are increased by 36 % in correspondence to the increase in the area per cell, as compared with the cell capacitive sections 106, 106' of the conventional memory cell transistor. In the memory cell transistor of the  
5 second example, since the gate lengths of the gate electrodes 1 and 1' are widened to 2F, the resistances of the gate electrodes 1 and 1' can be reduced by 50 % as compared with the resistances of the gate electrodes 101 and 101'. Therefore, the memory cell transistor of the  
10 second example can be operated at the speed higher than that of the conventional memory cell transistor, because the resistances of the gate electrodes 1 and 1' are reduced by 50 % as compared with the resistances of the gate electrodes 101 and 101' in the conventional memory  
15 cell transistor.

From the above-mentioned explanation, according to the memory cell transistor of the second example, the data holding time can be increased to greater than the data holding time of the conventional memory cell  
20 transistor and the data holding time of the memory cell transistor in the first example. Thus, the data holding time is improved.

According to the memory cell transistor of the

second example, since the data holding time is increased,  
the electric power consumption can be reduced over the  
electric power consumption of the conventional memory  
cell transistor and the electric power consumption of the  
5 memory cell transistor in the first example.

According to the memory cell transistor of the  
second example, it can be operated at the speed higher  
than those of the conventional memory cell transistor and  
the memory cell transistor in the first example.

10                      In the semiconductor memory device of the present  
invention, the data holding performance is improved by  
making the data holding time longer. Also, in the  
semiconductor memory device of the present invention, the  
electric power consumption is reduced. Also, the  
15 semiconductor memory device of the present invention is  
operated at the high speed.